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A bstract
The quest for an efficient computational approach to neural connectivity prob­
lems has undergone a significant evolution in the last few years. The current best sys­
tems are far from equaling human performance, especially when a program of instruc­
tions is executed sequentially as in a von Neuman computer. On the other hand, neural 
net models are potential candidates for parallel processing since they explore many 
competing hypotheses simultaneously using massively parallel nets composed of 
many computational elements connected by links with variable weights. Thus, the 
application of modeling of a neural network must be complemented by deep insight 
into how to embed algorithms for an error correcting paradigm in order to gain the 
advantage of parallel computation.
In this dissertation, we construct a neural network for single error detection and 
correction in linear codes. Then we present an error-detecting paradigm in the frame­
work of neural networks. We consider the problem of error detection of systematic 
unidirectional codes which is assumed to have double or triple errors. The generaliza­
tion of network construction for the error-detecting codes is discussed with a heuristic 
algorithm. We also describe models of the code construction, detection and correction 
of t-EC/d-ED/AUED (t-Error Correcting /d-Error Detec ting/All Unidirectional Error 
Detecting ) codes which are more general codes in the error correcting paradigm.
C h ap ter  1 
G eneral In trod u ction
1.1 Overview
Reliable information is an asset in communications, control and computing. It 
forms the basis of efficient data processing, information processing, knowledge pro­
cessing and intelligence processing. On the other hand, wrong or corrupt information 
can cause confusion, misunderstanding, hatred, disasters and wars. It is thus desirable 
to maintain the integrity of information in all phases of computation. Despite advances 
in hardware for com puter and data communications, errors will invariably occur as 
information is being stored, transferred or manipulated and it is necessary for such 
system s to incorporate automatic error detection/correction[8]. Error detect­
ing/correcting codes have been extensively discussed for improving the reliability of 
com puter systems and communication networks. A lot o f publications have been writ­
ten about error detecting/correcting codes. Among them, Richard Hamming pioneered 
a  form of coding amenable for error detection and correction. For example, a 
SEC(Single Error Correction) Hamming code is generally sufficient for com puter sys­
tem s, where the probability of multiple-bit error is low.
Some factors that can contribute to errors in communication are atmospherics, 
electrical noise, com ponent failures, device malfunctions and design faults[31]. Error 
detection enable reliable information processing. Error correction/recovery can pre­
vent serious system crashes and allow fault-tolerant computing.
Numerous algorithms have been developed for error detecting/correcting codes. 
Some have been applied in the design of fault-tolerant com puters which use ROM,
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LSI, VLSI, RAM and PLA[5][6][24][25][30]. To enhance reliance, built-in error 
detecting/correcting features have been incorporated in megabit-level chip designs. 
On-the-chip codes have also been developed to improve yield and enhance testability 
o f semiconductor chips[31].
There are several approaches in the research on error correcting codes. Error 
may be symmetric, random or unidirectional. Algorithms for each class of the error 
have been developed quite successfully. The major problem is how to handle a general 
class o f errors encompassing one or more types.
Some notable work in this area has been reported. B. Bose and Rao [5] have 
developed a theory on unidirectional error correcting/detecting codes. D. Nikolos[25] 
has presented the fundamental theory of t-error correcting/d-error detecting ( d > t ) 
and all unidirectional error detecting ( t-EC/d-ED/AUED). D. Nikolos, N. Gaitanis 
and G. Philokyprou[24] have also given different methods for t-random error correct­
ing and all unidirectional error detecting codes. B. Bose and D. K. Pradhan[6] have 
shown that their t-error correcting and multiple unidirectional error detecting system- 
atics codes are more efficient than the earlier codes. Also B. Bose[7] has described a 
parallel unordered coding scheme with 2r information bits and r check bits as an 
extension of Knuth’s results [20]. B. Bose and D.J. Lin [8] have worked on systematic 
unidirectional error-detecting codes.
1.2 Scope of the Dissertation
In this dissertation, we attempt to address a general problem of error correcting 
codes in a computational framework of the neural network paradigm. We use some 
work described above to develop new algorithms using a neural network. Since the
brain consists o f neurons o f different types which cooperate and coordinate to carry 
out tests that present day computers are still struggling, to perform. For instance, "a 
year old baby is much better and faster at recognizing objects, faces, and so on than 
even the most advanced AI systems running on the fastest supercom puter"[14].
Neural computing has an important role in structuring a biological system. Inex­
pensive, powerful micro computers, for instance, can be com bined to form an M PP 
(M assively Parallel Processor) that is capable o f im plementing good and accurate 
models o f biological systems. Biological systems are subject to physiological com ­
plexities and it is often difficult to predict behavior during experim ental investigation.
There are different facets of neural computing. We will concentrate on the con­
struction o f neural nets to design and im plem ent error detecting and/or correcting 
codes for some classes of error types. We will develop on error correcting paradigm 
for use in neural networks.
1.3 Organization of the Dissertation
This dissertation is organized as follow. In Chapter 2, the basic concept o f codes 
including classification of codes, fundamental perception o f neural networks, inspira­
tion from neuroscience and its basic model such as the M cCulloch and Pitts m odel are 
given as preliminaries. Single error correcting in linear codes using neural network are 
discussed in Chapter 3. Since unidirectional errors appear in many cases, we describe 
systematic unidirectional error-detecting codes with the use o f neural network in 
C hapter 4. We also present neural network construction in t-error correcting/d-error 
detecting (d>t) and all unidirectional error detecting codes in Chapter 5. Then we sum­
m arize and discuss future work in this research area in Chapter 6.
Chapter 2
Preliminaries
2.1 Introduction
In this chapter, we present preliminary information of error-correcting codes and 
the basic concepts of neural networks. We describe the fundamental concept of codes 
in Section 2.2 and the framework of neural computing in Section 2.3.
2.2 Information Code Structures
The subject o f error-correcting codes has been an established field of study for 
over three decades and many applications have accelerated in communication. In 
recent years, many types of error-correcting codes have been applied to computer sys­
tems such as memory system, and arithmetic processors. In communication, message 
sending and message receiving arc major concerns. When messages are transmitted 
over a long distance, there may be some interference and the messages may not be 
received exactly as it is sent. Even over a short distance, incorrect messages may be 
received due to unreliable devices or a bad communication channel. Under these cir­
cumstances we need to detect and, if possible, correct errors. Thus many researchers 
have tried to find ways of constructing reliable messages. A  systematic approach is to 
represent messages by selected words in a binary alphabet {0,1}, since every error is 
simply the result of confusing 0 and 1. The constructed binary word corresponding to 
a message must be satisfied to an agreed set o f rules, known to both the sender and
5receiver. The flow diagram for transmitting a message is shown in Figure 2.1.
 ^ ReceiveSend — ^ Channel DecoderEncoder
Figure 2.'1 The Communication Channel
Formally a set of constructed binary words is called a code and the members of 
this set are called codewords. Generally codewords are formed by concatenating infor­
mation bits and parity check bits which are computed by a formula using information 
bits.
2.2.1 Classes of Codes
There are two kinds of codes, separable and nonseparable codes. It is important 
to note that separable codes have significant advantages over non-separable codes. In 
separable codes, the information bits are separately identified from the check bits. Sep­
arable codes are also called as systematic codes. Even though certain applications have 
been involved with nonseparable codes [30][31], these codes still have only a very 
limited use. For instance, encoding items such as addresses, operands, and certain 
microinstructions use only separable codes[28][30].
Separable error-correcting/detecting codes are effective against transient, inter­
mittent, and permanent faults. Transient faults are likely to cause a limited number of 
symmetric errors or multiple unidirectional errors whereas permanent faults cause 
either symmetric or unidirectional errors depending on the nature of the faults
6[6][25][30]. Types of errors are formally defied in Section 4.2.1. Intermittent faults, 
because of short duration, are expected to cause a limited number of errors. In recently 
developed memories such as LSI/VLSI, ROM and RAM, the most likely faults cause 
unidirectional errors [24][25]. The number of symmetric errors is usually limited 
while the number o f unidirectional errors caused by the above mentioned faults can be 
fairly large. Thus we can count on the fact that error correcting is the best way to cope 
with transient and intermittent faults [24] [25].
Since transient faults are likely to be caused by random errors and unidirectional 
errors, it is better to consider a combination of random error correction along with uni­
directional error detection and correction. Thus based on this concept, error correcting 
and detecting codes can be classified as below[30]:
C l:  Detection of all patterns of t or few random errors and all unidirectional errors.
C2: Detection of all error patterns that consists of a combination of t or fewer random 
errors along with any number of unidirectional errors.
C3: Correction of all patterns of t or fewer random errors, and detection of d unidirec­
tional errors, where d > t + 1.
C4: Correction o f t or fewer random errors and detection of d errors, d > t + 1, con­
taining at most t random errors.
According to the above classes, we will consider how to construct neural net­
works for correcting/detecting the following codes which are mostly useful in practice.
• Single error detecting and correcting linear codes.
• Systematic unidirectional error-detecting codes.
• t-error correcting/d-error detecting ( d > t ) and all unidirectional error detecting 
codes.
2.3 Neural Networks
The study o f neural networks has grown rapidly during the past decade. The 
adjective "neural" is used primarily because much o f the inspiration for such networks 
came from neuroscience, and not because o f their relation to networks of real neurons 
[14]. In this research, the term neural network, is intended to mean an artificial neural 
network (ANN). Artificial neural network models or simply neural nets can be further 
classified as connectionist models, parallel distributed processing models, and neuro- 
morphic systems. Although the names vary, the underlying concept o f all these models 
is the same, that is to achieve good performance via dense interconnection o f simple 
computational elements. In general, neural nets have been studied for many years for 
the purpose of achieving human-like performance in the fields of speech and image 
recognition. These models are com posed of many nonlinear computational elem ents 
operating in parallel and arranged in patterns reminiscent of biological neural nets.
Even the current best systems are far from equaling human performance espe­
cially when a program of instructions is executed sequentially as in a von Neuman 
computer. On the other hand, neural nets models are potential candidates for parallel 
processing since they explore many competing hypotheses simultaneously using mas­
sively parallel nets composed of many computational elements connected by links 
with variable weights. Basically computational elements or nodes used in neural nets 
are nonlinear and typically analog [22]. The simplest neural net model sums N
weighted inputs and passes the result through a nonlinearity as shown in Figure 2.3. 
Three com m on types o f  nonlinearities are also shown in Figure 2.4.
Research w ork on artificial neural nets has a long history. Researchers believe 
that developm ent o f  detailed m athem atical m odels began m ore than 40 years ago with 
the works o f M cCulloch and Pitts [29], Hebb [13], Rosenblatt [33], W idrow [34], and 
others [5]. The work of Hopfield [15][16][17], Rum elhart and M cCleland [9], Sei- 
jnow ski [26], Feldm an [11], Grossberg [12], and others have led to a new resurgence 
o f this field very recently [22]. This new interest is due to the developm ent o f new 
analog VLSI im plem entations techniques [3], and some intriguing dem onstrations 
[17][26] as well as by a growing fascination with the functioning of the hum an brain. 
Neural nets provide one technique for obtaining the required processing capacity by 
using large num bers o f simple processing elem ents operating in parallel [22].
2.3.1 Inspiration from Neuroscience
The m otivation of neural com putation depends on the possibility o f m aking artifi­
cial com puting networks. A prim ary objective o f a neural network is aimed more 
tow ards m odeling networks of real neurons in the brain since the hum an brain is supe­
rior to a digital com puter at m any tasks. A good exam ple is the processing o f visual 
inform ation. As we said before a human is m uch better than the m ost advanced super 
com puter system in recognizing objects and faces, no AI system s running on the m ost 
pow erful com puter can beat even a year old baby in vision.
The brain is com posed o f about 1011 neurons o f m any different types. A 
schem atic drawing of a typical neuron is shown in Figure 2.2. In this figure, a tree­
like networks o f nerve fibers called dendrites are connected to the cell body  or soma,
9where the cell nucleus is located. The axon, a single long fiber, is an extension of the 
cell body. There are branches or arborizes with strands and substrands in each axon. 
A t the ends of these are transmitting ends of the synaptic junctions, or synapses to 
other neurons. The receiving ends of these junctions on other cells can be found both 
on the dendrites and on the cell bodies themselves. A few thousand o f synapses are 
connected among neurons.
sy n a p se a xon
n u c le u s
cell body
d en d rites
Figure 2.2 Schematic Drawing of a Typical Neuron
The firing process of a cell is the transmission of a signal from one cell to another 
at a synapse. The receiving cell accepts the electrical potential inside its body. If the 
potential reaches a threshold, a pulse or action potential of fixed strength and duration 
is sent down the axon. From this concept, M cCulloch and Pitts [1943] propose a sim ­
ple model o f a neuron known as a binary threshold unit.
2.3.2 McCulloch and Pitts Model
M cCulloch and P itts’s model computes a weighted sum o f its inputs from other 
units and outputs a one or zero according to whether the sum is above or below a cer­
tain threshold. Figure 2.3 describes a simple model of a neural net[14].
10
In Figure 2.3, the weight represents the strength o f the synapse connecting 
neuron i to neuron j  and it can be positive or negative depending on w hether synapse 
is excitatory or inhibitory. If there is no synapse between neuron i and neuron j ,  it is 
zero. Hi represents the threshold.
W  *
Figure 2.3. Schematic diagram of a M cCulloch-Pitts neuron. 
M athematically [14], we can express the concept of the above model as:
TJiO +  1) =  0 Q C  Wij77j ( t )  -  Mi)  ( 1 )
j
where 77, is either 1 or 0  and represents the state of neuron i as firing or not firing at a 
given time respectively. Time t is taken as discrete, with one time unit elapsing per 
processing step. 0  (x) is the unit step function. This function is also known as thresh­
old function. All neurons may not have the same fixed delay ( t => t + 1 ). They are 
not updated synchronously by a central clock. Thus a simple generalization of the 
M cCulloch-Pitts equation ( 1 ), which includes asynchronous updating and some other 
features such as continuous-valued units is
ni=g(ZwijTjj-Mi)  (2)
j
where 77, is continuous-valued and is called the state or activation o f unit i, g(x) is
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In Figure 2.3, the weight w,y represents the strength of the synapse connecting 
neuron i to neuron j  and it can be positive or negative depending on whether synapse 
is excitatory or inhibitory. If  there is no synapse between neuron i and neuron j, it is 
zero. Hi represents the threshold.
Figure 2.3 Schematic Diagram of a M cCulloch-Pitts Neuron 
Mathematically [14], we can express the concept of the above model as:
m(.t + i) = e(ZwijJij(o-Hi) ( l )
j
where 77, is either 1- or 0  and represents the state of neuron i as firing or not firing at a 
given time respectively. Time t is taken as discrete, with one time unit elapsing per 
processing step. 0  (x) is the unit step function. This function is also known as thresh­
old function. All neurons may not have the same fixed delay ( t => t + 1 ). They are 
not updated synchronously by a central clock. Thus a simple generalization of the 
McCulloch-Pitts equation (1), which includes asynchronous updating and some other 
features such as continuous-valued units is
ni^gCZiWyTlj-Mi) (2)
j
where 77/ is continuous-valued and is called the state or activation of unit i, g(x) is
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may be different for different i, and activation function g(x) can also be m ade as side- 
dependent. We can assume that these weights and activation functions are stored by 
the processors as local data.
Even though there are m any terms in the w eighted sum in (2), the high connec­
tivity o f the netw ork means that errors in a few terms will probably be inconsequential 
[14]. Thus such a system can be expected to be robust and its perform ance will 
degrade gracefully in the presence of noise or errors. Nerve cells in the brain itself die 
every day w ithout affecting its perform ance significantly, and this robustness o f the 
biological neural networks has probably been essential to the evolution o f intelligence.
Neural nets models have many processors, each executing a very sim ple pro­
gram , instead of the conventional situation where one or ju s t a few processors execute 
very com plicated programs. In contrast to the robustness o f a  neural netw ork, an ordi­
nary sequential com putation may easily be ruined by a single bit error. "Nevertheless, 
the brain can do very fast processing for tasks like vision, m otor control, and decisions 
on the basis o f incom plete and noisy data, task that are far beyond the capacity o f  a 
current supercom puter" [14]. It seem s possible only because billions of neurons oper­
ate simultaneously.
2.3.4 Real Time Implementation
A t the present time, alm ost everything in the field o f neural com putation has been 
done by sim ulating the networks on serial com puters, or by theoretical analysis. 
"Hardware construction o f neural network VLSI chips are likely far behind the models 
since one needs a  lot o f connections, often some fraction of the square o f the num ber 
o f units. The connection space is a major factor in lim iting the size of a  network. So
far, a typical neural chip contains the order of 100 units but most practical applications 
need much dense units"[14]. To take full advantage of the capabilities of neural net­
works, it is necessary to design and build efficient hardware for handling ANNs.
Chapter 3
Correcting Errors in Linear Codes
3.1. Introduction
In this chapter, we present first some definitions and a theorem related to linear 
codes and then describe the construction of a neural net for error detection and correc­
tion with an illustrative example.
3.2 L in ea r Codes
In this section, we state some definitions and a theorem from [1][23] as back­
ground information concerning our proposed model for detecting and correcting errors 
in linear codes within the the framework of neural networks.
Let V" be the set of all binary words of length n. A binary code of length n is 
simply a subset C  of V" and the members of C are called codewords.
D efinition 3.1 : A  code C in V" is linear if  w henever a ,b  e C  then a + b e C. In
other words, C is linear i f f  it is a subgroup of V" in Z2, where Z2 is the set o f integers 
modulo 2. According to Lagrange’s theorem, since a linear code is a subgroup o f V", 
its size I Cl is a divisor of I Vn\ = 2". Hence I Cl is an integer o f the form 2k, 0 < k < n and 
k is called the dimension of C.
We can also define the linear code in terms o f a parity-check matrix as follows.
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Definition 3.2 : A code C is a linear code if it is defined by C = {a<= Vn\H x  = 0 }
where H  is a binary m atrix with n columns and is known as parity-check matrix (or 
simply, check matrix), x  denotes the word x  in V" considered as a column vector and 
(/ denotes the all-zero column vector.
For a detailed knowledge of linear codes, the reader m ay refer to references
[1][23]. Here, we will present some definitions and a theorem relevant to our problem.
Theorem 3.1 : If  no column o f H  consists entirely o f zeros, and no two colum ns
are the same, then the code C defined by the check matrix H  will correct one error.
The proof is given in reference [1].
A conventional algorithm [1] for detecting and correcting a single error in the 
code C is as follows:
begin
Let z be the received word.
* t
Compute Hz ( z is transpose of z )
* r
if Hz = 0  then z is a codeword 
else begin
Find the column of H
such that H  z  =
it/i bit of z is incorrect.
Complement the ith bit of z
end
end
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In the following section, we construct our proposed network model of correcting 
errors in linear codes assuming that all the necessary conditions prescribed in the 
above definitions and theorem are satisfied.
3.3 Neural Network Construction
To solve the given problem, we need to construct a neural net o f two phases. In 
the first phase, the net detects an error position in the codeword. In the second phase, 
the net corrects the erroneous bit and produces the correct codeword.
3.3.1 Error Detecting Phase
It is shown in Figure 3.1. There are N inputs to the network, which consists of 
associative memories comprising of two layers of neurons. The number N represents 
the length of a codeword. In the hidden layer (also referred to as layer 1), there are M 
neurons where M represents the number of rows in the check matrix H which is 
assumed to be given. Codewords are defined depending on the check matrix. The 
reader may refer to the references [1][23] for more knowledge of the check matrix. 
Every input is connected with each neuron of layer 1. Layer 2 has N neurons which 
determine the position of the error of the received word. Every neuron of layer 1 is 
connected to each neuron of layer 2. Neurons in every layer are numbered by positive 
integer in consecutive increasing order starting from 1.
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input
(N)
(M)
(N)
output
Figure 3.1 Error Detecting Phase (First Phase)
The elements in the given check matrix are used as weights at the connections of 
the N  input with the nodes of the first layer. Let H be the given check matrix and hy 
the element at ith row and jth column of H.
We denote the weight w o f  the connection of the ith neuron of the input layer 
with the jth  neuron of layer 1.
We use w}f to denote the weight of the connection of the ith neuron of layer 1
w f  = h j i , \ < i < N  and 1 < j  < M
with the jth  neuron of layer 2. The values of w}f are also assigned by the elements of 
the check matrix H, but in the bipolar form (digit 0 is replaced by -1 ),
i.e. for 1 < i < M , 1 < j  < N .
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For each neuron of layer 1, the sgn function [Figure 3.2a] of the modulo 2 func­
tion is used as the activation function, while the hard limiter activation function [Fig­
ure 3.2b] used for the neurons of layer 2 [10][22].
v As g n (x )
-1 o
( a )
V = g(u) = { 1 > u > °
O , otherwise
< —  w — >
O *= IVI - 1/2 U
( b )
Figure 3.2 Activation Functions Used in the Proposed Network
To detect the error, the received word is passed through the first layer and we 
allow the network to progress until it falls into a stable situation. In this case, if one
neuron of layer 2 produces value ’1’ while the rest are ’O’, then it shows the position
of the bit which has been transmitted incorrectly. If there is no error in the received 
word, all neurons of layer 2 will output 0’s.
To demonstrate our solution for detecting an error, we introduce the following 
variables and activation functions.
(1) The initial input v°, 1 < j  < N
(2) The output of neuron t in layer 1 v}, 1 <t< M
(3) The output of neuron i in layer 2 v?, 1 <i< N
L et g 1 and g2 be the activation functions for neurons o f layer 1 and layer 2 
respectively. g 1 is a sign function o f m odulo 2 function on the w eighted sum o f given 
inputs v®, where 1 < j  < N  . We denote the sign function as sgn .
Let uj = j£ ,W jlvj , 1 < t < M  and v} = g'Cuj) = sgn(uj modulo! ) ,
j
i.e . v,1 = g 1(uj) = — 1, otherwise
1, if  uj mod 2 =  1
The output values o f the neurons o f layer 2 are determ ined by a hard lim iter func­
tion g2 [10][22],
In other words, since the ith neuron o f layer 2 accepts as input the value uj, 
where u2 = M  and u2 > 6, the output v2 w ill be equal to 1. For each neuron j  *  i of 
layer 2, it holds that u2 < M  -  1 and u2 < 6. Therefore the output vj w ill be equal to 0 
[10].
3.3.2 Error Correcting Phase
In this second phase, we use the exclusive o r (XOR) network for finding the cor­
rect codeword. There are m any m ethods for constructing the XOR network. In this 
case, we adopted two m ethods from [14] which are shown in Figures 3.3a and 3.3b.
M
L et uj = S w ]? v } , 1 <  i < N  and 6=  M - 1/2, then we have,
j
1, if  uf > & 
0, otherwise
(3.2)
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Figure 3.3 Networks for XOR
These networks use 0/1 threshold units. Each unit is shown with its threshold. In 
Figure 3.3a, the two neurons in the hidden layer com pute the logical OR (left neuron 
x) and AND (right neuron y) o f  the two inputs and the output fires only when the x  
neuron fires and the y  neuron does not fire.
The second m ethod [Figure 3.3b] needs only two neurons, and one in the hidden 
layer com putes a logical AND to inhibit the output unit w hen both inputs are on [14].
We use the corresponding pairs o f bits from the output o f phase 1 and the 
received word as the input to one o f the XOR networks shown in Figure 3.3. The out­
put of the second phase will be the correct codeword that we have expected.
3.4 An Illustrative Example
In  this section, we use an exam ple to dem onstrate how error detection and error 
correction w ork using our proposed network.
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Let C be the linear code defined by the check matrix
H  =
1 1 0  1 0  1 
1 1 0  0 1 0  
1 0  1 1 0  0
If  the word 110110 is received and only one error has occurred, we can find the 
intended codeword by using our proposed network.
In this problem, since the number of rows in the check matrix is 3 and the length of 
the codeword is 6, we have M = 3 and N = 6.
3.4.1 Error Detection
The weights of the synapse connecting between input layer 0 and layer 1 are:
TV?} =  1, II£ 5
2 II
" 2 1 = 1 , " 2 2  =  L "23 = 0
o
'II
O
rt£ W32 =  0 , W33 =  1
II W42 =  0 , U $ = l
w°5 \ =  0 , " 52  =  1 . " 5 3  =  0
"61 =  1 . " 6 2  = " 6 3  = 0
Inputs for the layer 1, i.e., bits of the word received, are
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According to the proposed network, we need to find the weighted sum of these inputs 
as follows:
«i = i > ; } v S  = l - l  + 1.1 + 0 .0 +  1.1 + 0.1 + 0.0 = 3
j
i4= |> ; iv $  = i . i  + i . i +  o.o+ 0.1 + i . i +  o.o = 3
j
«3= I> ?3V ?  =  L1 + 0.0 + ! - ° +  11  + 0 1  + 0.0 = 2
j
The outputs of neurons in the layer 1 are :
v} = g \ u \ ) = l  
v 2 =  5104) =  1
V3 = g \ u \ )  =  - l
The weights of the synapse connecting layer 1 and layer 2 are :
w j ] = l ,  Vt4i=l,  W31 = 1
w\l =  1, VV22 =  1, w\l = - 1
w \ j = - 1, W23 = - 1 ,  W33 =  1
Wj4 = 1 , W24 = - 1 , W34 = 1
W j5 =  —1, W25 =  1, W35 =  - 1
w16 = l» VV26 = - 1 , W36 = - 1
Inputs for neurons at layer 2 are :
v}= 1, vj= 1, v l = - l
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The weighted sum of these inputs are:
«i =Zw}iv} = 1.  1 + 1 . 1 +  1 .-1 = 1
j
M
u\  = X  w)lv)  = 1 . 1 +  1 . 1 + -1 . -1 = 3
j
“3 = Z w}3vJ = - 1  . 1 + - 1  . 1 + 1 . - 1 = - 3
j
J
Since threshold 6=  M -1/2 = 3 -1/2 = 2.5, the outputs of neurons in the layer 2 are :
v? = g2(«i) = 0 
v \ = * 2(«2) =  i
v§ = g2(«3) = 0
V4 = ^2(«4> = 0
v2 = 52(«2) = 0 
vi = g2(ul) = 0
After the first phase, we have detected that the second position of the given word is in 
error.
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3.4.2 Error Correction
In the second phase, we use the XOR network with the inputs of the correspond­
ing bit positions of the output of phase 1 ( 0 1 0 0 0 0 )  and the received word ( 1 1 0  1 
1 0 ) .  Then the XOR network produces the correct codeword ( 1 0  0 1 1 0 ) .
We have shown the algorithm of a network construction for error detection and 
correction in linear codes. So far, we can detect and correct a single error in linear 
codes. In the next chapter, we will develop algorithms to construct neural networks for 
detection more errors in systematic unidirectional error-detecting codes.
Chapter 4
Systematic Unidirectional Error-Detecting Codes
4.1 Introduction
In this chapter, we construct neural networks for systematic unidirectional dou­
ble and triple error-detecting codes. Network constructions are developed to find the 
check symbols which can be used for both encoding and decoding. A heuristic algo­
rithm of neural network construction for systematic unidirectional multiple error- 
detecting codes is also discussed.
This chapter is organized as follows. In Section 4.2, the fundamental definitions 
and theorems related to systematic unidirectional codes are given. The constructions 
of neural networks for systematic unidirectional double and triple error-detecting 
codes are described in Section 4.3. In Section 4.4 encoding and decoding of the 
codes are discussed. Examples of network construction of these codes are illustrated 
in Section 4.5. In Section 4.6, we present a heuristic algorithm of network construc­
tion for systematic unidirectional multiple error-detecting codes.
4.2 Preliminaries
In this section, we introduce the background information o f error detection in 
systematic unidirectional codes.
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4.2.1 Systematic Unidirectional Codes
We will describe some definitions and theorems from
[2][5][6][7][8][24][25][30] as background information concerning our proposed 
model for detecting errors in systematic unidirectional codes within the framework 
of neural network.
In systematic codes, the information bits are separately identified from the 
check bits. Encoding/decoding and data manipulation in systematic codes can be 
processed in parallel.
Definition 1
A set of errors is said to be asymmetric if only one type of errors 1 -»  0 
(1-error) or 0 —» 1 (0-error) can occur, but not both. This error type is assumed to be 
known a priori.
Definition 2
A set of error is said to be unidirectional if  both 1-errors and 0-errors can occur 
in the received words, but in any particular received word, all errors shall be of one 
type. That is, if  multiple errors occur in a given word, then all these errors are 
1-errors or 0-errors.
Definition 3
A set of errors is said to be random  if no specific relationship among the errors 
exists, such as their being unidirectional, or restricted to contiguous bits.
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Definition 4
If both 1-errors and 0-errors appear in a received word with equal probability 
then the resulting errors are called symmetric errors.
From the above definitions, we can see that the asymmetric error class is a sub­
class of the unidirectional error class, which in turn is a subclass of the symmetric 
error class. Thus any code capable of correcting/detecting t-symmetric errors is also 
capable of correcting/ detecting t-unidirectional or t-asymmetric errors, and any code 
capable of correcting/detecting t-unidirectional errors is also capable of correct­
ing/detecting t-asymmetric errors. However, the converse may not be true[8]. Then 
we will use the following notations in this paper.
k - number of information bits 
r - number of check bits 
n = k + r - length of the codeword 
k0 - number of 0’s in the information part 
kx - number of 1 ’s in the information part
Definition 5
N(X,  F) is the number of 1 -»  0 crossovers from X  to F.
For example, when X  = (110011) and Y = (001001), then N(X,  Y) = 3 and N(Y,  X)  = 1
Definition 6
d{X,  F) , the Hamming distance between X  and Y, is given by 
d(X,Y)  = N(X,  Y) + N(Y,  X ) .
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Definition 7
A word X = {x \ , x2 , . . . , x n) is said to cover another word Y = {yx, y 2 y „)
whenever y t = 1 , x, = 1 for all i = 1,2,...n. We represent X covers Y by X  > Y.
For example, when X  = (110011) and Y = (100001) then X covers Y (i.e., X > Y )
Definition 8
X x, X 2 , X n is called a maximal cover o f length n whenever X, < XM  and
there exists no Y which is distinct from X; and XI+1 such that X, < Y < X M  for 
/ = 1,2 n — 1.
For example, the set {000000,000001,000011,000111,001111,011111,111111} is a 
maximal cover o f length 7.
Definition 9
W hen neither X nor Y covers the other, they are called unordered, i.e., if nei­
ther X > Y nor Y > X  then X and Y are unordered.
For example, when X = (110011) and Z = (011001) then X and Z are unordered.
Many researchers have developed error correcting codes in many different 
ways. Basically they are problems in combination of detecting and correcting on 
symmetric errors, random errors, and unidirectional errors. In this chapter, we use the 
codes constructed by B. Bose and D. J. Lin [8], which are capable o f detecting sys­
tematic unidirectional errors. In order to satisfy the necessary and sufficient condi­
tions of being capable to detect systematic unidirectional errors, the following theo­
rems from [8] are described here.
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Theorem 1
A code C is capable o f detecting t or few er errors iff the m inim um  Hamming 
distance o f the codes is at least t+1.
Proof: The proof o f this theorem is given in reference [8],
Theorem 2
A code C is capable o f detecting t-asym m etric errors iff the following condition 
is true. For all X, Y in C, either X  and Y are unordered or d(X,  Y ) > t  + 1 when one 
covers the other, where d(X,  Y) is the Ham m ing distance between X  and Y. Further, a 
code capable o f detecting t-asym m etric errors is also capable o f detecting t- 
unidirectional errors.
Proof: The proof of this theorem is given in reference [8].
Theorem 3
A code C is capable o f detecting t-unidirectional errors iff the following condi­
tion is valid.
For all X, Y in C, either X  and Y are unordered or d(X,  Y) > t + 1 when one covers the 
other.
Proof: The proof o f this theorem is given in reference [8].
Based on these theorems, we can construct error detecting codes with neural net­
works.
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In the following sections, we construct our proposed network models o f detect­
ing double and triple errors in systematic unidirectional codes assuming that all the 
necessary conditions prescribed in the above definitions and theorems are satisfied.
4.3 Double and Triple Error Detecting Codes
The double error detecting codes mentioned in this section are systematic codes 
and error type is unidirectional. Before we construct the neural network, the back­
ground information of code construction which is adopted from [8] is discussed.
4.3.1 Code Construction
We consider the unidirectional error detecting codes in the form o f systematic 
codes; i.e., the information bits are separately identified from the check bit. In [8], 
double, triple and six error-detecting codes with 2, 3,and 4 check bits respectively are 
described. Then all these codes are also shown to be optimal. Further, the number of 
check bits r > 5 can be used to detect up to 5 .2r-4 + r - 4  errors. As we mentioned 
above, double error-detecting codes requires 2 check bits independent o f the number 
of information bits. The check symbol CS for each codeword is generated as follows.
Let k0 and k j be the number of 0 ’s in the information symbol. Then CS = fc0 
mod 4. In general, we can find CS = k0 mod 2r, where r  is the number of check bits. 
But in particular cases, check symbols are calculated differently according to their 
needs concerning with less check bits. We can generate the check symbol CS in 
another way. First we count the number of l ’s in the information symbol, then take 
modulo 2r, and complement the bits; i.e. CS = ( 4 - ( mod 4 )) mod 4 in the case 
of double error-detecting codes and CS = ( 8 - (&i mod 8) ) mod 8 in the case of
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triple error-detecting codes. In general, we can write CS = ( 2r - ( fcj mod 2r ) )  mod 
2r. There may be different formulas for finding check symbol CS. For r =4 and r > 5, 
there are different formulations to calculate check symbol CS[8]. For these con­
structed codes, the capability of detecting t-unidirectional errors is proved in [8].
Before we construct neural networks for double and triple error-detecting codes, 
we will show examples of generating check bits for those codes. Assume that the 
number of information bits is 8. Table 4.1 gives the check symbols for the set of 
information symbols, which is a maximal cover of length 9.
Table 4.1 Example Codewords
Information bits Check bits
0000 0000 00
0000 0001 11
0000 0011 10
0000 0111 01
0000 1111 00
0001 1111 11
0011 1111 10
0111 1111 01
1111 1111 00
4.3.2 Network for Double Error-Detecting Codes
Here we describe a neural network construction for double error detecting 
codes. In the following network, there are k neurons in layer 0 where k represents the 
number of information bits. In layer 1, there are two neurons to represent the number
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of check bits. Every neuron in layer 0 is connected with each neuron of layer 1. Neu­
rons in every layer are numbered by a positive integer in consecutive increasing 
order starting from 1.
Information bits
C heck bits (CS)
Figure 4.1 Network for Double Error-Detecting Codes
The weight of connection between neurons at layer 0 and layer 1 is simply 1, 
because we simply wish to count the number o f l ’s in the information part.
w f  = 1 , 1 < i < k and 1 < j  < 2.
For neuron 1 and neuron 2 of layer 1, the activation functions g l and g2 are 
defined respectively as follows.
g l (Ui) = ( ( k -  Ui) mod 2r) quo 2 (4.1)
g2(«i) = (( k -  «,) mod 2r) mod 2 (4.2)
where «,• = £  w^jbj ,  b} is information bit, r is the number of check bits, and mod and
7=1
quo are the modulo function and the quotient function respectively. The idea behind 
the activation functions g1 and g2 is to find the check symbol CS. The output value 
of g1 and g2 can only be 1 or 0. Then the required codeword can be formed by
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concatenating information part and the check symbol, which is the output of the 
above network.
4.3.3 Network for Triple Error-Detecting Codes
In this section, we describe a neural network construction for triple error detect­
ing codes.
Information bits
Layer 0
Layer 1
C heck bits (CS)
Figure 4.2 Network for Triple Error-Detecting Codes
The network construction for triple error detecting is almost the same as that for 
double error detecting mentioned in the section 4.3.2. A slight modification is made 
to the network for double error detecting such as number of neurons and activation 
functions. In this network, there are k neurons in layer 0 where k represents the 
number of information bits. In layer 1, there are three neurons to represent the num­
ber of check bits. Every neuron in layer 0 is connected with each neuron of layer 1.
Neurons in every layer are numbered by a positive integer in consecutive increasing\
order starting from 1.
The weight of connection between neurons at layer 0 and layer 1 is simply 1. 
That is to count the number of l ’s in the information part.
wj-1 = 1 , 1 < i < k and 1 < j  < 3.
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For neurons 1, 2, and 3 of layer 1, the activation functions g 1 g2 and g3 are 
defined respectively as follows.
g \u o  = ((* -  «,) mod 2r) q u o 2 r_1. (4.3)
g2 ( « 0  = ((* ~ «/) mt>d 2r_1) quo 2r~2. (4.4)
S3(«i) = ((* ~ «/) mod 2r_1) mod 2r-2. (4.5)
jt
where = X  w°jlbj, bj is the jth  information bit, r  is the number of check bits and
7=1
mod and quo are modulo function and quotient function respectively. The activation 
functions g l , g2 and g3 are used to find the check symbol CS. The output value of g 1,
g2 and g3 can only be 1 or 0. The required codeword can also be formed by concate­
nating information part and the output of the above network, like forming a code­
word in double error detecting code.
4.4 Encoding and Decoding
In the above double error detecting codes, the check symbol is calculated by jfc0 
mod 2r or ( 2 r - (&! mod 2r ) ) mod 2r, where r = 2 and 3. Thus, at the encoder side 
we need to generate the check symbol, and a circuit is required to calculate the num­
ber of 0’s mod 2r. Similarly, to verify whether the received word is error free, we 
need to find the value of the number 0’s mod 2r in the received word and compare 
this with the received check symbol. If they match, then the received word is correct, 
otherwise there must be some error.
For the verification point of view, we need to use our network again to produce 
new check symbol for the received word. In the matching case, we apply our XOR
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network shown in Figure 3.3 of chapter 3. The number of XOR networks is equal to 
the number of the check symbol. Inputs for XOR networks are the corresponding bits 
of the new check symbol and the received check symbol. If  at least one of XOR net­
work produces the value 1, we can say that there are some errors in the received 
word.
The following diagram shows the structure of the matching case where
X = ( x u x2 xn) and Y = ( y \ , y2, . . . , y n) represent the new check symbol o f the
received word and the received check symbol respectively.
0 / 1
XOR-2
XOR-1
XOR-n o / i
Figure 4.3 The Structure of M atching Case
Our proposed network can be used for either encoding or decoding. In [8], a 
circuit which generate k0 mod 4 for the double error detecting codes with k  = 8 is 
described, shown in Figure 4.4. This circuit is implemented using a tree-type r  bit 2 ’s 
complement address. Since our network is constructed with two layers, not only is 
the network much faster than Bose and L in’s tree-type circuit, but this network can 
also be used in real time applications. We believe that the proposed network is able
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to be modified for multiple error-detecting codes by extending the number of neurons 
and finding appropriate activation functions. We still need to investigate all unidirec­
tional error detecting and correcting codes.
□  1 b i t  a d d e r
O O
O
[ O ]  2  - in p u t  2  - o u tp u t  a d d e r ;  c a r r y  ig n o re d .
Figure 4.4 Bose and L in’s Check Symbol Generator Circuit 
for double eiTor-detecting code with k= 8
4.5 Illustrative Examples
In this section, we will show how the proposed network works for double and 
triple error-detecting codes.
4.5.1 Example for Double Error-Detecting Codes
Let the number o f information bits be 8 . Then we will find the check symbol by 
using the proposed network. Assume that the information word is 0011 1111.
The weights of the synapse connecting between input layer 0 and layer 1 are :
w f  = 1 , 1 < i < 8 and 1 < ;  < 2.
Inputs for layer 1, i.e. bits of the information part, are:
b\  =  1 , b2 =  1 > ^ 3  =  1 » =  1 > ^ 5  =  1 » ^ 6  =  b j  =  0 , &8 =  0
According to the proposed network, we need to find the weighted sum of these inputs 
as follow:
«i = = 1 .0+  1.0 + 1.1 + 1.1 + 1.1 + 1.1 + 1.1 + 1.1 = 6
j =i
Since all the weights o f the synapse between layer 0 and layer 1 have the same value 
1 , other weighted sum u2 is also equal to 6 .
By applying the functions (4.1) and (4.2) respectively, the outputs of neurons in the 
layer 1 are :
Vl = g 1(Mi)= 1 
V2 = 5 1(u2) = 0
Thus we have check symbol ’10’ for the information part 0011 1111. After con­
catenating these two parts, we will have the codeword 0011 1111 10. At the encoder 
side, if we receive the word 0 0 1 1  0 1 0 1  1 0  instead o f the actual codeword 0 0 1 1  1 1 1 1  
10, then the new check symbol will be generated as the received check symbol. If we 
apply the XOR networks for detection, the input will be X = U ! = 0 ,  x2 = 0 ) and 
Y = (y j = 1 , y2 = 0). Thus one of XOR networks outputs the value ’ 1 ’ and it points out 
that the received word has some errors.
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4.5.2 Exam ple fo r T riple E rror-D etecting Codes
In this section, we will demonstrate the construction o f triple error-detecting 
code by using our proposed network in a similar fashion shown in the above section. 
Let the number o f information bits be 16. Then we will find the check symbol. Here 
let us assume that the information word is 0 0 0 0  1 1 1 1  1 1 1 1  1 1 1 1 .
The weights of the synapse connecting between input layer 0 and layer 1 are :
w f  = 1 , 1 < / < 16and 1 < j  < 2 .
Inputs for layer 1, i.e. bits of the information part, are:
b\ = 1 , b2 = L b2 = 1 , £ 4  = 1 , bs = I, b$ = 1 , b~t = 1 , b% = 1 ,
bg = 1 , b\o = 1 , b\\ = 1 , b\2 = 1 , b\i  = 0 , £ 1 4  = 0 , b\s = 0 , b\6 = 0 ,
According to the proposed network, we need to find the weighted sum of these inputs 
as follows:
16
«i = = 1 -0 + 1 .0 + 1 .0 + 1 .0 + 1 .1 +  1.1 + 1 .1 +  1.1 +
M
1.1 + 1.1 +  1.1 +  1.1 +  1.1 +  1.1 +  1.1 +  1.1 =  12
Since all the weights between layer 0 and layer 1 have the same value 1, other
weighted sums u2 and « 3 are also equal to 1 2 .
By applying functions (4.3), (4.4), and (4.5) respectively, the outputs of neurons in 
the layer 1 are :
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V] = 5 10<i)= 1 
V2 =  g2(u 2) =  0  
V3 =  g 3(«  3) =  0
Thus we have check symbol ’100’ for the information part 0000 1111 1111 
1111. After concatenating these two parts, we will have the required codeword 0000 
1111 1111 1111 100. At the encoder side, if  we receive the word 0011 0111 1111 
1111 100 instead of the actual codeword 0000 1111 1111 1111 100 then the new 
check symbol will be generated as the received check symbol. If we apply the XOR 
networks for detection, the input will be X  = (x 1 = 0 ,x 2 = l , x 3 = l) and 
Y = (yi = 1» > 2  = 0, y3 = 0). Thus all of the XOR networks outputs the value ’ 1 ’ and it 
means that we had received the information with errors.
4.6 Multiple Error-Detecting Codes
In the above section, we presented the construction o f Neural Networks for sys­
tematic unidirectional double and triple error-detecting codes. There may be a case 
o f having more errors in information processing. So many researchers have studied 
in many different ways to find multiple error correcting and detecting codes. In this 
section, we will discuss heuristics for the general construction o f Neural Network for 
systematic unidirectional multiple error-detecting codes.
As we mentioned in the previous Section, double and triple error-detecting 
codes need 2 and 3 check bits respectively. Again according to B. Bose and D. J. 
Lin[8 ], 4 check bits are required for 6  unidirectional errors and the systematic codes 
with 5 or more check bits can detect up to 5 . 2r-4 + r  -  4 unidirectional errors where 
r is the number of check bits. At this point, we can see that the more check bits we
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use, the m ore errors we can detect. In the above Section, neural networks for double 
error-detecting and triple error-detecting were constructed by using 2  and 3  neurons 
at layer 1 respectively. So we can say that the num ber o f  neurons at layer 1 is equal 
to the num ber o f check bits in our network construction.
The check symbol CS for each codeword is generated according to the appro­
priate formula. For instance, CS = ( 4  - ( jfcj mod 4 )) m od 4  is used for double error- 
detecting and CS = ( 8  - ( mod 8  )) mod 8  is used for triple error-detecting, where 
k\ is the num ber o f  1 ’s in the inform ation part shown in Section 4.5. There m ust be 
appropriate form ulas to generate the check sym bols for m ultiple error-detecting 
codes. According to the value o f check symbol, the check bits in binary form  are pro­
duced by neurons at layer 1 in the network. In the illustrative exam ple 4.3.1, the 
check sym bol 2 ( "1 0" in binary ) is generated by the form ula CS = ( 4 - ( k x mod 
4)) m od 4 for the inform ation word 0011 1111. These check bits "1 0" are produced 
by the neurons Ni  and N 2 respectively in the double error-detecting network in Fig­
ure 4.1 using the appropriate activation functions. Activation functions have an 
im portant role in generating the proper check bits. Finding these functions is the 
m ajor part o f the netw ork construction but it can be done by using the generating 
function techniques in com binatorics. Therefore we can present an algorithm  to con­
struct neural network for m ultiple error-detecting codes.
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Heuristic Algorithm 
Begin
Place k neurons at layer 0, where k is the number of information bits 
Place r neurons at layer 1, where r is the number of check bits 
Connect neurons between layer 0 and layer 1 
Give weight "1" for each connection between layer 0 and layer 1 
Find the appropriate activation functions for each neuron at layer 1
End
The above algorithm is very general for the construction of network for multi­
ple error-detecting codes. According to the algorithm, only activation functions are 
required to generate check bits for a particular systematic unidirectional code to con­
struct its specific network.
As discussed earlier, we developed algorithms for double and triple error- 
detecting codes and a heuristic algorithm of neural network construction for unidi­
rectional multiple error-detecting codes was shown. It is desirable to design algo­
rithms for more general codes. So we will introduce new algorithms of the construc­
tion of neural networks for t-Error Correcting/d-Error Detecting (d > t) and All Uni­
directional Error Detecting Codes (t-EC/d-ED/AUED) in the next chapter.
Chapter 5
t-Error Correcting/ d-Error Detecting ( d > t ) and 
All Unidirectional Error Detecting Codes
5.1 Introduction
We introduced correcting errors in linear codes in Chapter (3) and detecting 
errors in systematic unidirectional codes in Chapter (4). In Section 4.1, we con­
structed neural networks for systematic unidirectional double and triple error- 
detecting codes. In this chapter, we will describe the construction o f neural networks 
for t-Error Correcting(t-EC)/d-Error Detecting(d-ED) (d>t) and All Unidirectional 
Error Detecting Codes(AUED).
This chapter is organized as follows. In Section 5.2, preliminary information of 
systematic t-EC/d-ED/AUED codes with d > t are given. Then we also describe the 
necessary and sufficient conditions for a code to be t-EC/d-ED/AUED with d>t and 
examples of code construction. In section 5.3, we present our proposed networks for 
code construction and error detection/correction with the illustrative examples.
5.2 Design of Systematic t-EC/d-ED/AUED Codes with d>t
In this section, we introduce the background information of theory and design 
o f t-error correcting/d-error detecting (d>t) and all unidirectional error detection 
codes. The design of various forms of t-EC/AUED codes appear in 
[ 1 ][3][4][5][6][9][26][29][30][33][34][36]. "Recently, D.J. Lin and B. Bose[32] have
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designed t-EC/d-UED codes with d > t for the case where the number o f unidirec­
tional errors, even though large, is limited"[25]. Since t-EC/d-ED/AUED with d > t 
codes designed in [25] are much more reliable than other codes with respect to 
redundancy, speed of encoding and decoding, and cost of implementation, we con­
struct neural networks for detecting/correcting those codes. In the following sections, 
we state the background information related to the design and theory of code con­
struction o f Dimitris Nikolos [25].
5.2.1 Necessary And Sufficient Conditions
We will state definitions and theorems from [2][5][6][7][8][[24][25][30] as 
background information concerning our proposed model for t-EC/d-ED/AUED 
codes within the framework of neural network. Some definitions and theorems have 
been mentioned in Section 4.2.2, and we define some more in this section.
We will use the following notations in this chapter.
L(X)  - number of 0’s in X 
IAI - the cardinality of a code A
Definition 1
A(X,  Y) =  ma\ { N ( X ,  y), N(Y,  X)}: represents the asymmetric distance between X 
and Y.
Definition 2
A = ^min A(X, Y): represents the minimum asymmetric distance of a code A.
X * Y
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In this section, we use the codes constructed by Dim itris NikoIos[25] which are 
capable of t-error correcting/d-error detecting (d>t)and all unidirectional error detect­
ing codes. In order to satisfy the necessary and sufficient conditions for a code to be 
t-EC/d-ED/AUED with d > t, the following theorems from [25] are described.
The following theorem is mentioned in [5] [30] for a t-EC/AUED (t- Error Correct­
ing/ All Unidirectional Error Detecting ) code.
Theorem 1
A code C is t-ED/AUED iff it satisfies the following condition:
V X,  Kg C with X*Y, N(X, Y) > t + 1 and N(Y, X ) > t  + 1
Proof: The proof o f this theorem is given in the references [5] and [30].
A stronger result for a code C is given in the following theorem [5][25][29].
Theorem 2
For all distinct X, Ye C if  N(X, Y ) > t  + 1 and N(Y, X ) > t  + 1 then C is capable of 
correcting t or fewer symmetric errors, detecting t+ 1  symmetric errors and also 
detecting all (t+ 2  or more) unidirectional errors.
Proof: The proof is given in the references [5] and [30].
Theorem 3
A code C is t-EC/d-ED/AUED with d> t+ l iff it satisfies the following condi­
tions: For all distinct X, Ye C, d(X, Y) > t + d + 1, N(X, Y) > t + 1 and N(Y, X ) > t + \ .  
Proof: The proof o f this theorem is given in the reference [25].
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Based on these theorems, we can construct t-EC/d-ED/AUED codes with neural 
networks. Before constructing a network, a method for constructing systematic t- 
EC/d-ED/AUED codes with d > t from [25] will be described in the next section.
5.2.2 Code Construction
Let F be a systematic t-error correcting and d-error detecting parity check code
with length Also, let A lrA2 Ak with l< f c < r  + l be codes with lengths
r i , r 2, . . . ,  rk and asymmetric distances Alt A2, . . ,  A* such that X/=iA/ = t + 1.
There will be two possible cases at this point for a code Ay; Ay = 1 and Ay > 1 . 
Case I :
For any code Ay with Ay = 1 , we will use the binary representation of the 
numbers 0 , 1 , 2 ,. . . , 2 ll°8(',+1)l-a- ' - l ;  where the value of ay is such that 
2aj < d - t  +1 +2. Tyl'Ay < 2aj+1; as a row in the matrix My, | Ay | x r-r  
That is, row m is the binary representation of m in the matrix My.
Then the cardinality of the code will be | Ay |=  2 llos("'+1)K; ancj length 
r j  =1 login'+ l ) |- a y -
Case 11:
For any code A,- with A,- > 1, the rows of the matrix M h \ A,-1 x are the 
codewords in the order of nondescending weights W(2Q, where X  is a 
row in the matrix M,-.
The cardinality of A;, |A,| > | («' +1 )/(4 -  / + 1 +2. Zj-“\Ay) | .
The codewords will have the form
X R\,ix Ri,h ■ • • RkJk
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i.e., each codeword is the concatenation of X , R hi], i?2.i2»-• • - X  represents the
encoding of the given information bits.
For Aj*l,  Rjj.  is the row ij of matrix Mj  with ij = lL(X)/(d - 1 +1 + 2 . A /)] ,
where L(X) denotes the number o f 0 ’s in X.
For Aj = 1 , Rj j. is the row ij o f the matrix Mj  with ij =[L(X)!2ai [ , where the 
value of cij satisfies the relation 2 aj < d - t  + 2 . Af  < 2 °j+i.
For example, let us assume that t = 2 , and d = 8 . According to the technique 
described in the above section, there will be four different 2-EC/8-ED/AUED codes 
as shown below.
• One code contains codewords of the form
XRUl where /?UlGi41 and A{ = 3 .
• Two codes contain codewords of the form
^2,i2 where R Ul e A \ , R2j2e A2 and Aj = 1 , A2 = 2  or A] = 2  and A2 = 1.
• One code contains codewords of the form
/?2./2 ^ 3,i3 where Rj:ije A j ,  and Aj = 1 for j= l,2 ,3 .
Similarly, for / = 3 and d = 8 , we will have eight different 3-EC/8-ED/AUED codes.
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• One code contains codew ords of the form
XRitii where t f j ^ e A j  and Aj =4 .
• Three codes contain codew ords o f the form
XRUlR2,i2 w here R Uie A u R2,i2e A 2 and 
Aj — 1, A2 — 3 or Aj = 3, A2 = 1 o r Aj = A2 = 2.
• Three codes contain codew ords o f the form
XRhilR 2,i2^ 3.i3 where RUle A x, R2Jie A 2, R Xhe A 3, and
Aj = A2 “  1, A3 — 2 or Aj = 1, A2 = 2, A3 =  1 or Aj = 2, A2 — A3 — 1.
• One code contains codewords of the form
XRhil R 2 J l /? 3 j-3 R4Ji where AJt and Aj = 1 for j  = 1 ,2 ,3 ,4 .
In the above form s of codewords, some are concatenation o f inform ation bits 
and one group of check bits and some are concatenation o f inform ation bits and m ore 
than one group o f check bits. The main idea for all the codew ords is that they are the 
form s o f concatenation of information part and check sym bol part.
5.2.3 Examples of Codes
In  this section, we will show exam ples o f code construction o f t-EC/d- 
ED/AUED, which are adopted from [25]. First o f all, we m ust have a code F  to use 
as a system atic parity check code. At this point, we assum e that F  has codew ords o f 
length 16 bits and for all distinct X, Ye F, D(X, Y) > 8 . A ccording to the m ethod 
show n above we can construct four different 2-EC/5-ED/AUED codes. In  the follow­
ing exam ple codes, we use Table 5.1 adopted from [25][35] for the purpose of deter­
m ining the length o f codes, Aj.
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Table 5.1
Bounds of the Cardinality of Asymmetric Error Correcting Codes
n 6 - 2 6 - 3 6 - 4 f l -5
5 6 2 2 2
5 12 * 4 2 2
18 4 2 2
B 36 7 4 2
9 62 12 4 2
10 1 0 B- 1 1 7 18 6 4
n 1 7 4 - 2 1 0 3 0 - 3 2 8 4
12 3 1 6 - 4 1 0 5 4 - 6 3 12 4
13 5 8 6 - 7 8 6 9 8 - 1 1 4 18 6
14 1 0 9 6 - 1 5 0 0 1 8 6 - 2 1 8 3 0 - 3 4 8
IS 2 0 4 8 - 2 8 2 8 2 6 6 - 3 9 8 4 4 - 5 0 12
16 3 8 5 6 - 5 . 4 3 0 3 6 4 - 7 3 9 6 6 - 9 0 16
17 7 2 9 6 - 1 0 3 7 4 6 4 7 - 1 2 7 9 1 2 2 - 1 6 8 26
18 1 3 7 9 8 - 1 9 8 9 8 1 2 1 8 - 2 3 8 0 2 3 4 - 3 2 0 3 6 - 4 4
19 2 6 2 1 6 - 3 8 0 0 8 2 0 5 0 - 4 2 4 2 4 5 0 - 6 1 6 4 6 - 7 6
2 0 4 9 5 4 0 - 7 3 1 7 4 2 5 6 4 - 3 0 6 9 G 6 0 - 1144 5 4 - 1 3 4
21 9 5 3 2 6 - 1 4 0 7 9 8 4 2 5 1 - 1 4 3 7 4 1 6 2 8 - 2 1 3 4 6 2 - 2 2 9
22 1 8 2 3 6 2 - 2 7 1 9 5 3 8 4 5 0 - 2 6 6 7 9 3 0 7 2 - 4 1 1 6 8 3 - 4 2 3
23 3 4 9 5 3 6 - 5 2 3 5 3 6 1 6 3 8 8 - 5 0 2 0 0 ’ 4 0 9 6 - 7 3 4 6 1 3 3 - 7 4 5
5.2.3.1 Algorithm for Code I
According to the technique shown in Section 5.2.2, one code contains code­
words of the form XRUi , where € A! and A^ = 3 . Then the cardinality of A\  is 
5 since | | > [(« '+  \ ) ! { d - t +  1)] ,where n' = 1 6 ,d  = 5, and t = 2 . According to Table
5.1 from [35] a code with five codewords and A > 3 will have length greater than or 
equal to 8 . Here we use the code with codewords (00000000), (00000111), 
(00111000), (00111111) and (11110100). So we will have the matrix M, as follows:
Mi =
ro o o o o o o o-
0 0 0 0 0 1 1 1
0 0 1 1 1 0 0 0
1 1 1 1 0  1 0  0 
LO 0  1 1 1 1 1 1 .
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Using the technique described in Section 5.2.2, we will have all the codew ords o f the 
2-EC/5-ED/AUED code as shown in Table 5.2.
Table 5.2 2-EC/5-ED /A U ED  Code I
5.2.3.2 Algorithm for Code II
As w e have shown w ith an exam ple in Section 5.2.3.1, we can construct 
another 2-EC/5-ED /A U ED  code with the codew ords o f the form XRxiiR2i2, where 
R Ul e A x and /?2,i2 e  A2 , with Ai = 1 and A2 = 2. Since A! =  1 , the cardinality o f A x 
, JAjI = fli , w here the value o f a x is such that 2a' < d - t + 1 < 2°l+1.
Thus, a i = 2  and |Ai| = 8. According to the m ethod described in Section 5.2.2, 
the matrix M x w ill be
'0  0 O'
0 0 1
0 .1  0
1 0 1 
1 1 0 
! 1 1
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We still need to compute the cardinality of A2. According to the method shown 
in Section 5.2.2, | A2 1 > | in' +1 )/(d - 1 +1 +  2) | = 3. So there will be three codewords 
and length of each codeword is equal to 4. Then we will get the matrix M 2 as fol­
lows:
M 2 =
0 0 0 0 
0 0 1 1  
1 1 1 1
Now we present all the codewords of a 2-EC/5-ED/AUED code with the form 
^ i . i ,  ^ 2,i2» where R1%ii e  A t and R2j2 e A2 , with Aj = 1 and A2 = 2 in Table 5.3.
Table 5.3 2-EC/5-ED/AUED Code II
5.2.3.3 Algorithm for Code HI
According to the method mentioned in Section 5.2.2, there is a similar code like 
the one in Section 5.2.3.2. This code contains codewords with the form X R i ^ R 2i2, 
where R ltil e Ai  and R2j2 e A2 , with Aj = 2 and A2 = 1.
As we have seen the method in Section 5.2.2, the cardinality of A t , 
|A]| > | («' +1 )f(d - 1 +1 + 2) j = 5. We will take the code with codewords
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(0 0 0 0 0), (0 0 0 1 1), (0 1 1 1 0), (1 1 0 0 0), and (1 1 1 1 1) as A v  Thus we get the 
matrix Mi  as follows:
Mi =
0 0 0 0 On 
0 0 0 1 1 
1 1 0  0 0 
0 1 1 1 0  
LI 1 1 1 U
Since A2 = 1 , the cardinality of A2 , |A2| = $ ‘°s('n'+i)lra2, where the value of a2 is such 
that 2°2 < d - 1 + 1 + 2.2 < 2fl2+1.
Thus, a2 = 3 and |A2| = 4. According to the method described in Section 5.2.2, 
the matrix M2 will be
Mo =
In Table 5.4, all the codewords of a 2-EC/5-ED/AUED code with the form of 
^ u l ^ 2,i2< where RUl e A\ and R2Ji e A2 , with A! = 2 and A2 = 1 are presented.
‘0 O'
0 1
1 0
.1 1.
Table 5.4 2-EC/5-ED/AUED Code III
Mi 2 . i ,
0 0 1  1 1 1 1 1 1 0 0 0 0 0 0 1  1 1 0 0 0  0 1
0 1 0 0 0 0 1 1 1 1 r  1 , 0  0  0 1 1 1 0 0 0 0 1
1 0 0  0 0 0 0 0 0 1 1 1 1  1 1 1  1 1 0 0 0  0 1
0 0 0  0 . 0  0 0 0 0 0 0 0 0 0 0 0  1 1 1 1 1  1 0
O i l  1 1 1 0 0 0 1 1 1 0 0 0 0  1 1 0 0 0  0 )
101 I 1 I 1 1 1 1 1 I 1 1 I 0 0 0000  00
1 1 0  0 0 0 1 1 1 0 0 0 1 ) 1 0  1 1 0 0 0  0 1
1 1 1  1 1  1 0 0 0 0 0 0 ) 1 1 1  0 0 0 1 1  0 0
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5.2.3.4 Algorithm for Code IV
Here we will show the construction of a 2-EC/5-ED/AUED code with the form 
» where R jj e Aj  and A;- = 1 for j= l,2 ,3 .
Since A; = 1 , the cardinality of Aj , [Aj|= 2^0<e(",+1)^ a-1, where the value o f  aj is such 
that 2aj £  d - 1 +1 + 2.2 < 2fl>+1. Thus, a\ = a2 = 2, o3 = 3 and p4x| = 8, [Aj = 8 and |A3| = 
4. Then
M i = A/2
0 0 0‘ 
0 0 1 
0 1 0 
0 1 1 
1 0 0 
1 0 1 
1 1 0 
1 1 1
m 3 =
0 O' 
0 1
1 0 
1 1
In Table 5.5, all the codewords of a 2-EC/5-ED/AUED code with the form of 
XRUiR2,i2Rxh > where Rjjj  G Aj  and Aj ~  1 for j = l ,2,3 are presented.
Table 5.5 2-EC/5-ED/AUED Code IV
0 0 1  1 1 1 1 1 1 0 0 0 0 0 0 1  0 1 0
0 1 0  0 0 0 1 1 1 1 1 1 0 0 0 1  0 1 0
1 0 0  0 0 0 0 0 0 1 1 1 1 1 ) 1  0 1 0
0 0 0  0 0 0 0 0 0 0 0 0 0 0 0 0  1 0 0
0 )1  1 1 1 0 0 0 1 1 1 0 0 0 0  0 ) 0
1 0 1  1 ) 1 1 ) 1  1 ) 1  1 1 1 0  0 0 0
1 1 0  0 0 0 1 ) 1 0 0 0 1 1 1 0  0 1 0
I I I  I I 1 0 0 0 0 0 0 I I I 1  0 0 1
0 1 0 
0 1 0 
0 1 0 
1 0 0 
0 1 0 
0 0 0 
0 1 0 
0 0 I
0 0 
0 1
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5.2.4 A Scheme for Error Detection/Correction
In this section, we will present an error detection/correction algorithm for the t- 
EC/d-ED/AUED codes, which is given by Dimitris Nikolos[25]. We will describe 
the network construction of this algorithm in a later section.
Let Q = XRUi R2j2 ■ ■ • Rkjk be an error-free codeword of an t-EC/d-ED/AUED 
code and Q' = X'R’UxR2j2 • • • /?*,,* be the received codeword which has some errors.
The formal algorithm[25] for error detecting and correcting t-EC/d-ED/AUED 
codes is as follows: 
begin
Let H be the parity check matrix corresponding to the systematic 
parity check code F, where F has been defined in Section 5.2. 
Compute syndrome S of X', that is, S = H. X 'T.
Let S correspond to g multiplicity error, 
if  g > t then the error is only detectable and stop 
else correct X' using the correcting procedure in the parity check 
code obtaining X"  as the resulting word.
Compute R'Jj. for j  = 1,2, . . .  k corresponding to X".
Let Q" = X"R'OlR'ii2- - - R l ik.
if  d(Q', Q") < t then Q" is a correct codeword
else errors are only detectable .i.e. errors > t occurred.
end
Figure 5.1 Formal Algorithm of Error Detection/Correction
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5.2.4.1 Example
Here we will show how error detection/correction works according to the above 
algorithm. In this example[25], 2-EC/5-ED/AUED Code I shown in Section 5.2.3.1 
is assumed to be the given code. Let the parity check matrix be
-0. 0 1 1 0 0 .0 0 0 0 0 0 0 0 0 0-
0 0 1 0 1 ■o 0 0 0 0 0 0 0 0 0 0
0 0 1 .0 0 1 0 0 0 0 0 0 0 0 0 0
0 1 1 0 0 0 1 0 0 0 0 0 0 0 0 0
0 1 1 0 0 0 0 1 0 0 0 0 0 0 0 0
0 1 1 0 0 0 0 0 1 0 0 0 0 0 0 0
1 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0
1 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0
1 1 0 0 0 0 0 0 0 0 0 1 0 0 O'- 0
1 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0
1 0 •() 0 0 0 0 0 0 0 0 0 0 1 0 0
1 0 0 0 0 0 0 0 0 0 0 0 0 0 ] 0
1 1 0 0 0 0 0 0 0 0 0 0 0 0
Suppose a correct codeword
(2 =  0 0 1  1 1 1 1 1 1 0 0 0 0 0 0 1  0 0 1 1 1 0 0  0 .
X Ri2
Then we assume that the received word would be 
Q' = 1 0 1  1 1 1 1 1 1 0 0 0 0 0 0 1  0 0 0 1 1 0 0  0.
r  *i2
According to the algorithm,
the syndrome S = H. X ,T = [0000000011111111]T .
Since the value of syndrome S is equal to the first column of the parity check matrix 
H,  a single error has occurred in the first position of X'  in the received word Q'. Then 
after correcting the error, the resulting word 
X" = (0011111110000001)
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Then we will have the new check bits corresponding to X"  using the for­
mula i, = [L(X)/(d - 1 + 1)J = [8/(5 -  2 + 1)J = 2. Thus = Rh2= (0 0 1 1 1 0 0 0 ) .
So Q” = 0 0  1 1 1 1 1 1 1 0 0 0 0 0 0 1  0 0 1 1 1 0 0 0
In order to check whether the resulting word is the correct word or not, we need to 
compute the Hamming distance between Q' and Q".
d(Qf, Q") = 2 < t  = 2.
So we can say that Q" is the correct word.
5.3 The Neural Network
In this section, we present neural networks for code construction and error 
detection/correction. Having described code construction and error detec­
tion/correction in the above section, we will proceed to construct networks according 
to the described methods. Though the code constructing method in Section 5.2 is 
complicated, our proposed network construction is simple and easy to understand. 
Mostly the network constructions in our error correction paradigm are similar to each 
other.
5.3.1 Code Construction and Compilation
As we have seen the method of the t-EC/d-ED/AUED code construction in Sec­
tion 5.2.2, codewords are formed by concatenation of information bits and one or 
more groups of check bits depending on how we want to construct code. For exam­
ple, we need to decide what the length of a codeword should be. From our point of 
view of network construction, every code is treated in the same way except the
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num ber o f networks and its applications. So we will discuss a general algorithm for 
netw ork construction and demonstrate some particular cases.
5.3.1.1 A New Algorithm
According to the method shown in Section 5.2.2, we know that the codeword is 
the form o f XRUiR2j 2-- • Rk,ik where X  represents the information bits and Rj%i. , 
1 < j  < k, is the check bits. As we presented the method o f t-EC/d-Ed/AUED code 
construction in Section 5.2, we need to find Rjj.  which is the row ij o f the matrix 
Mj.  We assume that matrix Mj  has been already known after com puting the cardi­
nality of Aj  and A values. Rjj.  can be calculated in two different ways depending on 
asymm etric distance A value which may be 1 or greater than 1. In each case, the row 
ij has to be com puted by using either the form ula ij = \ L( X)  / ( d - 1 + 1 + 2 . A/ )J 
or ij = [_L(X)/ 2°'J , where the value o f aj satisfies the relation 2aJ < d - t  + 2.2/^*,Af  
< 2aj+1 w ith respect to the value o f A.
Here we will present a general algorithm of code construction in the framework 
o f neural computing. Before we describe the algorithm, the following notations will 
be used in the following algorithm.
k = length o f the inform ation bits X  
n = num ber o f columns in the matrix Mj  
m = num ber of rows in the matrix Mj  
Z  = d - t  + 1 +2. E jl'jA / f o r A > l a n d  
= 2aj for A = 1.
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The network is shown in Figure 5.2. There are k inputs to the network, which 
consists of associative memories comprising of two layers of neurons. In the hidden 
layer (also referred to as layer 1), there are m neurons which represent the number of 
rows in the matrix Mj  which is assumed to be given. In layer 1, neurons are named 
*7i. ?72. • • •. ? 7 g o i n g  from left to right. Every input is connected with each neuron of 
layer 1. Layer 2 has n neurons which will produce the value of RJti. Similarly, neu­
rons at layer 2 have names Ci>C2 C„ . going from left to right. Every neuron of
layer 1 is connected to every neuron of layer 2.
input
i  I  I  I  'I'
Figure 5.2 Network for Code Construction
We denote the weight w f  of the connection of the ith neuron of the input layer 
with the jth neuron of layer 1.
w-1 = 1 ,1  < i < m and 1 < j  <n
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We use w}f to denote the weight of the connection of the ith neuron of layer 1 
with the jth neuron of layer 2. The values of w}f are assigned by the elements of the 
matrix Mj  in the following way. In this case, we denote that a tJ is the elem ent at the 
ith row and the jth column of the matrix Mj.
i.e. For 1 < i < in, 1 < j  <n .
^i f  G-m—i+l ,j
For each neuron of layer 1, the hard limiter activation function [Figure 5.3a] is 
used as the activation function, while the threshold logic function[10] [Figure 5.3b] 
is used for the neurons of layer 2 [10][22].
v A
A
V  = B(u) = { 1 • u > °
'  0  , o th e r w is e
c—  O  >
O =  1VI - 1 /2
U
0  , o th e r w is e
U
( b )( a )
Figure 5.3 Activation Functions Used in the Network
In the network, the information part of the received word is passed through the 
first layer and we allow the network to progress until it falls into a stable situation. In 
this case, the output of layer 1 determines the row number of the matrix Mj  and layer 
2 produces the appropriate check bits for the given information part X.
We introduce the following variables and activation functions to show how our 
network performs.
(1) The initial input v°, I < j  < N
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(2) The output of neuron t in the layer 1 vj ,  1 <t< M
(3) The output of neuron / in the layer 2 vj,  1 <i< N
Let gj  and gj  be the activation functions for neurons o f layer 1 and layer 2
respectively, where 1 < t <m  and 1 < ; '< « .  In other words, gj is the activation func­
tion for neuron tj, o f layer 1 while gj  is for neuron Cj o f layer 2. gj  is a hard limiter 
activation function on the weighted sum of given inputs vj,  where 1 < j  <n.
k
Let uj = 5 > ? /v j  , 1 < / < m and vj = gj(uj),  
j
i. e. ! j , J 1, i f S = m - t  + 1 V' = a ( "') = {o .  o,l,erwise C5' ])
where S = [ ( k -  uj ) I Z \ .
The output values of the neurons o f layer 2 are determined by the threshold 
logic function gj  [10][22].
Let uj  = X  w) fv) , 1 ^  ^  « then we have,
o 2\ \ ^ i ’ ^  ^ 9i.e. v- = £,•(«;) = i ' . (5.2)0, otherwise
In this function, the output of gj  will be either 0 or 1 since the value o f uj  is 0 or 1.
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5.3.2 Illustrative Examples
Here we will demonstrate our network with illustrative examples. We will use 
examples of Code I and Code II shown in Section 5.2.3.1 and Section 5.2.3.2 respec­
tively.
5.3.2.1 Example 1
In Section 5.2.3.1, we discussed 2-EC/5-ED/AUED code which contains code­
words in the form AT?, ,-, where R Ui e  A x and Ax = 3. According to Section 5.2.3.1, 
we know that the length of the information bits X  , n '  = 16 , and d = 5, t  = 2. Then the 
matrix M x is as follows:
M x =
ro o o o o o o o-
0 0 0 0 0 1 1 1
0 0 1 1 1 0 0 0
1 1 1 1 0  1 0  0 
L0 0 1 1 1 1 1 1.
From the above facts, we can illustrate the flow of our network in the following
way.
If  the information bits X = 0011111110000001 , are received we can find the appropri­
ate check bits, R Xj x . In this case, since the number of rows in the matrix M x is 5 and
the number of columns is 8, we have m -  5 and n = 8 . Also the length of the infor­
mation bits, k is 16 . Since Ax = 3 > 1 , then Z = d - t  + l = 5 - 2  + l =  4
The weights of the connections between input layer 0 and layer 1
w f  = 1 , where / = 1, 2  k and j  = 1, 2, . . . ,  m .
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Inputs for the layer 0, i.e. bits o f the word received, are
V° =  0 ,  V° =  0 ,  V° =  1, V° =  1, V° =  1, V° =  1, V° =  1, Vg =  1,
V9  — 1 ,  V% =  0 ,  Vj! =  0 ,  V]*2  =  0 ,  V j3  =  0 ,  Vj4  =  0 ,  Vj5  =  0 ,  Vjg =  1
According to the proposed network, we need to find the weighted sum of these 
inputs. Since the weight of the each connection between layer 0 and layer 1 is 1, the 
weighted sum of these inputs will be the same.
Thus
= I > j M =  1 .0+1 .0+  1.1 + 1.1 + 1.1 + 1.1 + 1.1 + 1.1 + 1.1 +
j
1 .0 + 1 .0 +  1 .0 + 1 .0 +  1 .0+  1 .0+  1.1 = 8
Since we get Z = 4 and S  = |_(fc -  uj) /  Z j , S = [(16 -  8)/4j = 2 , then we can compute 
the outputs of neurons in the layer 1 using equation (5.1) as follows:
vi = 5 i(« i)  = 0 
A  = g\(iA) = 0 
v] = g\(u\) = 1 
V4 = g M )  = 0
v5 = <?5(«5) = 0
The weights of synapse connecting layer 1 and layer 2 are :
wJi = 0 , W21 — 1 , W31 = 0 , W4I = 0 , W5] = 0  
w 12 =  w 22  =  h  w 32  ~  w 42  =  0 , W5 2  =  0
W j 3  =  1, VV2 3  =  1, W3 3  =  1, W4 3  =  0 ,  W5 2  =  0
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w\] =  1, H'24 =  1, W34 = 1, W44 = 0, W54 = 0
VV15 = 1, W25 = 0 , W35 = 1, VV45 = °> ^55 = 0 
w\l  = 1, W26 = 1, ^36 = 0. ™46 = 1, = 0
W y j  =  1, W27 =  0, W37 =  0, W47 =  1, W57 =  0
wjg =  1, w\j  =  0, w \l  = 0, wj§ = 1, w || = 0 
Inputs for neurons at layer 2 are :
vi = 0 , v \  = 0 , V3 = 1, V4 = 0 , V5 = 0
The weighted sum of these inputs are:
m
«? = $wjivj = 0 . 0  + 1 .0  + 0 . 1  + 0 . 0  + 0 . 0  = 0
j
m
« 2  = I > g v j  = 0 . 0 + 1 . 0  + 0 . 1 + 0 . 0  + 0 . 0  = 0
j
m
u\  = X w jIv) = 1 . 0 + 1 . 0  + 1 . 1 + 0 . 0  + 0 . 0  = 1
i
m
«4 = X WJ4V) = 1 . 0  + 1 . 0  + 1 . 1 + 0 . 0  + 0 . 0  = 1
j
m
Ms = Z  w}iv} = 1 . 0  + 0 . 0 + 1 . 1 + 0 . 0  + 0 . 0  = 1
j
«6 = £  w}iv} = 1 . 0 + 1 . 0  + 0 . 1  + 1 . 0  + 0 . 0  = 0
j
m
W7 = 2 ) wj^vj = 1 . 0  + 0 . 0  + 0 . 1 + 1 . 0  + 0 . 0  = 0  
j
o m n  ,
Us = X  wj 8 v 7 = i . o + o .  0 + 0 .  1 + 1.  0 + 0 . 0  = 0
j
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Since we have defined the threshold logic function as an activation function (5.2) for 
each neuron, the outputs of neurons in the layer 2 are :
v i =  £ i ( « i )  =  0 , v \  =  g l ( u % )  =  0  , v |  =  g l ( u ] )  =  1 , v 2a =  g j ( u j )  =  1
vs = 8s(“l) = 1 » v§ = gl{ul) = 0 , = g f a ! )  = 0 , v | = g |(n l) = 0
So the check bits /?Ul are 0 0 1 1 1 0 0 0 for the given information bits X  ; 
0011111110000001. Thus the required codewords will be
001 1111110000001 00111000
which can be checked using Table 5.2 2-EC/5-ED/AUED Code I.
In this way, we can construct the required t-EC/d-ED/AUED code which con­
tains codewords of the form XRUl .
5.3.2.2 Exam ple 2
In this example, we present the demonstration of construction of 
2-EC/5-ED/AUED code which contains codewords of the form XRUlR2j2 where 
R u , e  A \ > R2j2e a 2 and with Aj = 1 and A2 = 2 . A formal way for constructing this 
code has been illustrated in Section 5.2.3.2 and named as Code n . According to Sec­
tion 5.2.3.2, we know that the length of the information bits X  , ri  = 16 , and 
d = 5,t  = 2. Since Aj = 1, we compute the cardinality of A x , | A x \ = 8 by using the 
formula | A \ = 2f/os(",+1)l -  °i , where a\ is such that 2"1 < d - 1 +1 < 2"1+1 , i.e , ax = 2 .
So the binary representation of the numbers 0 ,1 ,2 ........2^°s(" +1)l_ai - 1  are the rows in
the | A x | x r] , matrix M ,. In this case, rx = 3 which is computed according to Section 
5.2.2. Thus the matrix M x will be
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Mi  =
0 0 0 
0 0 1 
0 1 0 
0 1 1 
1 0 0 
1 0 1 
1 1 0 
1 1 1
Similarly, according to Section 5.2.2 and Section 5.2.3.2, we have | A2 | = 3 by 
the form ula | A | > \  («' + l ) / ( d - /  + l+ 2 .z j-"1, A y)]. So the | A2 | x r2 m atrix M 2 w ill be
Mo =
0 0 0 0 
0 0 1 1  
1 1 1 1
From the above facts, we will construct a network for finding two groups of 
check bits and R2,,-2 . Let the information bits X  o f the received word be 100 
0000001111111. we initially find the appropriate check b i t s , f o r  X.  In this case, 
since the num ber of rows in the matrix M x is 8 and the num ber o f columns is 3, we 
have m = 8 and n = 3 . Also the length of the information bits, k is 16 . Since Aj = 1 , 
then Z = 2a| = 22 = 4 .
The weights of the connections between input layer 0 and layer 1 are given by
= 1 , where / = 1,2 , . . . ,  16 and ;  = 1, 2, . . . ,  8 .
Inputs for the layer 0, i.e. bits of the word received, are
Vj = 1 , \>2 = 0 , v® = 0 , V4 = 0, v® = 0 , v® = 0 , v® = 0 , Vg = 0,
V9  =  0 ,  vJ*0  =  1, Vj] =  1, V] 2  =  1, V° 3  =  1, V® 4  =  1, v ® 5  =  1, Vj6  =  1
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According to the proposed network, we need to find the weighted sum of these 
inputs. Since the weight of the each connection between layer 0 and layer 1 is 1, the 
weighted sum of these inputs will be the same.
Thus
«! = 2 > ? /v J  = 1 .1+  1 .0 + 1 .0 + 1 .0 + 1 .0 + 1 .0 + 1 .0 + 1 .0 + 1 .0  +
j
1.1 + 1.1 + 1.1 + 1.1 + 1.1 + 1 .1+  1.1 = 8
We get Z = 4 and S = |_(& -  uj) / Z J , S = |_( 16 -  8)/4j = 2 . We will compute the outputs 
of neurons in the layer 1 using the equation (5.1) as follows:
vl = 5 i(«i) = 0 , v! = g\(u\) = 0 , v\ = g ^ )  = 0 , v \  = g\(u\) = 0
The weights of synapse connecting layer 1 and layer 2 are :
wn  = 1 , m4 i = 1 , W31 = 1 , W41 = 1 , W51 = 0 , = 0 , w)\  = 0 , wgi = 0
Vi7]o =  11 Vi’t 2 =  1, Vi’32 =  0 , Vi'42 — 0, VV32 ~  1 > Vi’62 =  1 > W72 ~  0 , Vi-82 ~  0
w | 3 =  1 ,VV13 =  0 , W33 =  1, W43 =  0 , W53 =  1, W>63 =  0 , VV73 =  1, Wg3 =  0
Inputs for neurons at layer 2 are :
v} = 0 , v\ = 0 , V3 = 0 , v\ = 0 , = 0 , v\ = 1, V* = 0 , v\ = 0 ,
The weighted sum of these inputs are:
m
Hi = 5 > } iv j  = 1 .0  + 1 . 0 + 1 . 0 + 1 . 0  + 0 . 0  + 0 . 1  + 0 . 0  + 0 . 0  = 0
j
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«I =  S  w}iv} = 1 . 0  +  1 . 0  + 0 . 0  + 0 . 0  + 1 . 0 4 - 1 . 1 + 0 . 0  + 0 . 0  = 1
j
« 3  = Z  w}iv} = 1 . 0  +  0 . 0 + 1 . 0  + 0 . 0  + 1 . 0  + 0 . 1  +  1 . 0  + 0 . 0  =  0
j
Since we have defined the threshold logic function as an activation function for each 
neuron, the outputs o f  neurons in the layer 2 are :
vi =«lC “ i ) = 0
v2 = £ 2 (^2 ) =  1
v3 = <?2(u3) =  0
Thus for the given inform ation bits X  ; 1000000001111111 , 
the check bits R lti} are 010 .
We can also find the check bits R2j2 by using matrix M 2 . In this case, since the 
num ber o f row s in the matrix M 2 is 3 and the num ber o f colum ns is 4, we have m = 3 
and n = 4 . A lso the length of the information bits, k  is 16 . Since Ai = 2 > 1 , then 
Z  = d — t + 1 + 2. Aj = 5 — 2 +  1 + 2  = 6 .
The w eights o f the connections between input layer 0 and layer 1 are given by
= 1 , where i = 1 ,2 , . . . ,  16 and j  = 1,2 3 .
Inputs for the layer 0, i.e. bits o f the word received, are
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According to the network, we need to find the weighted sum of these inputs. Since 
the weight o f the each connection between layer 0 and layer 1 is 1, the weighted sum 
o f these inputs will be the same.
Thus
kJ = 5 > ? r  v j=  1 .1+  1.0 + 1 .0 + 1 .0 +  1 .0 + 1 .0 + 1 .0 + 1 .0  + 1 .0  +
j
1.1+ 1 .1+ 1.1+ 1.1+ 1.1 + 1.1 + 1.1 = 8
We get Z = 4 and S = [(k -  u]) / Z J , S = [(16 -  8)/6j = 1  , then we will compute the out­
puts of neurons in the layer 1 using the equation (5.1) as follows: follow:
V1 = «!(«!) = 0 
v2 = £204) = 1 
A  = gl(u\) = 0
The weights of synapse connecting layer 1 and layer 2 are :
wu  = U 21 = 0 , W3? = 0  
W12 = 1, W22 = 0, w\l  = 0
W13 =  1, W23 =  1, VV33 =  0 
w 14 =  1.^24 =  I.W34 = °
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Inputs for neurons at layer 2 are :
v} = 0 , v \ =  l ,v ]  = 0 
The weighted sum of these inputs are:
«i = I > j i v j  = 1 .0  + 0 . 1 + 0 . 0  = 0
j
t  m n  i
4  = % Wj2v) = 1 . 0  + 0 . 1 + 0 . 0  = 0  
j
m
u\ = 2 >}iv} = 1 . 0  + 1 . l + o . o  = i
j
4  = % wf4v) = 1 . 0  + 1 . l + o . o  = i
j
Since we have defined the threshold logic function (5.2) as an activation function for 
each neuron, the outputs of neurons in the layer 2 are :
v? = 82(4)  = 0
4 =  82(4) =  0  
V3 =  sl(4 ) =  1 
4 =  82(4) =  1
Thus for the given information bits X  ; 1000000001111111, we get the check bits 
/?2,/2>00H • Thus the required codeword is
100 0000001111111 010 0011 
x  ^2 ,/2
which can be checked using Table 5.3 2-EC/5-ED/AUED Code II.
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In this way, we can construct the required t-EC/d-ED/AUED code which con­
tains codewords o f the form .
5.3.3 A Scheme for Error Detection/Correction
We have described error correcting network for linear codes in Chapter 3, Sec­
tion 3.3. According to the Section 5.2.4 and Section 5.2.4.1, detecting and correcting 
algorithm is alm ost the same as the algorithm in Section 3.3. So we will use the same 
netw ork structure o f Section 3.3. In this case we will show detecting and correcting a 
single error. The rem aining part will be left for future research. We will demonstrate 
the network shown in Section 3.3 using the t-EC/d-Ed/AUED codes in the next sec­
tion.
5.3.3.1 Example
A s we m entioned in Section 5.2.2, we must have a systematic t-EC/d-ED parity 
check code F  which has a parity check matrix H  .
• 0. 0 1 1 0 0 .0 0
0 0 1 0 1 0 0 0
0 0 1 .0 0 1 0 0
0 1 1 0 0 0 1 0
0 1 1 0 0 0 0 1
0 1 1 0 0 0 0 0
1 1 0 0 0 0 0 0
1 1 0 0 0 0 0 0
1 1 0 0 0 0 0 0
1 0 0 0 0 0 0 0
1 0 '() 0 0 0 0 0
1 0 0 0 0 0 0 0
.1 1 1 0 0 0 0 0
0 0 0 0 0 0 0 o -
0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0
1 0 0 0 0 0 0 0
0 1 0 0 0 0 0 0
0 0 1 0 0 0 0 0
0 0 0 1 0 0 0 0
0 0 0 0 1 0 0 0
0 0 0 0 0 1 0 0
0 0 0 0 0 0 1 (J
0 0 0 0 0 0 0 l !
Let the word 110 0000001111111 00011000 be the information bits of the 
received word. We assume that this received words contains some error.
In this problem, since the number of row  in the check matrix is 13 and the length of 
the codeword is 16, we have M = 13 and N  = 16. According to Section 3.3, the 
weights of the synapse connecting between input layer 0 and layer 1 are defined as
vZ-j = hji, 1 < / < N  and 1 < j  < M,
where w f  is the weight of the ith neuron of the input layer with the jth neuron of 
layer 1, and h# is an element of row ith and column jth of matrix H.
Inputs for the layer 1, i.e. bits of the word received, are
v? = l, v§ = 1, v§ = 0 v$ = 0, v°5 = 0, vg = O v? = 0, vg = 0 
Vg =  0  V ]0 =  1 , V ji =  1, V]2 =  1 V]*3 =  1, V®4 =  1, Vj5 =  1 V^6 =  1
According to the proposed network, we need to find the weighted sum of these inputs 
as follows:
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A fter applying the activation function (3.1) shown in Chapter 3, the outputs o f neu­
rons in the layer 1 are :
V1 = ^ 1( « { )  = -1  , v ^  = g 10 4 )  = - l  , v\  = g 1(u]) =  - l  , v i  = g 1(« J )  = l
V5 =  g ' & b  =  1 > v 6  =  5 ! (M6) =  1 .  V7 =  g l ( u \ )  =  1 , Vg =  =  1
V9 = g \ u b  = 1 , v{0 = g V io ) = -1 , vn = g V l i )  = -1  , V]2 = gVwk) = - 1
Vi3 = 5 1(Mi3) = - l
According to Section 3.3, the weights o f synapse connecting layer 1 and layer 2 
are defined as follow: For 1 < i < M,  1 < j  < N
,J [—1 otherwise
Inputs for neurons at layer 2 are :
v}  = - 1 ,  V l2  - - 1 ,  V3 = - 1 ,  V4 =  1 
V5  =  1, v£ =  1, V7  =  1, Vg =  1
V9 =  1.  V10 =  - 1 .  v j j  = - 1 ,  v j 2 = - 1
v }3 =  1
The weighted sum of these inputs are:
M M  M M
«1 = £  w ) W j  =  1 > «2  = X  w ) l v )  = 13, u \  = X  w j i v )  = 1, «4 = S  W j 4 v j  = -3 
j  j  j  j
« 5  = E  = -3, «6 = E  Wj& }  =  -3, M7 = E  w}?v} = 1, u j  =  X  w}|v] = 1 
j  j  j  j
«9 = E  wjiv} = 1, u \ o  = E  w ) l 0v )  = 1 , « 1 1 = E  w ) n  Vj  =  1. «12  = X  Wjl2 v} = 1
j  j  j  j
“13 = X  w}l3v} = -3, H?4 = E  w}?4v} = -3, l i f 5 = E  w}l5v} = -3, = E  Wyi6V5 = 1
j  j  J J
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Here we use the activation function (3.2) shown Chapter 3 and threshold 6 = M - 1/2 
= 13 - 1/2 = 12.5 and , the outputs of neurons in the layer 2 are :
V? =  g 2( u l )  =  0 ,  v \  =  £ 2(H2) =  !> v 3 =  g 2(«3> =  0 , V4 =  g 2 (u2) =  0  
V5 = 5 2(«5) = 0 , vl  = g \ u l )  = 0, v? = g2(«?) = 0, vg = g2(«l) = 0 
v i  =  g \ u \ )  =  0, v 20 =  g 2 (u j0) =  0, v ? i  =  g 2 ( u \ x) =  0, v ?2 =  g 2( H i 2 )  =  0 
V ? 3  =  S 2( « 1 3 )  =  0 , V ? 4  =  g \ u 2u )  =  0 ,  V j 5  =  g 2( H ? 5 )  =  0,  v \ 6  =  g 2 ( « ? 6 )  =  0
After the first phase, we have detected that second position o f the given word is in 
error. In the second phase, we use the XOR network shown in Section 3.3 with the 
inputs of the corresponding bit positions of the output of phase 1 ( 0 1 0  0 0 0 0 0 0 0  
0 0 0 0 0 0 )  and the received word ( 1 1 0  0 0 0 0 0 0 1 1 1 1 1 1 1  ). Then according 
to the error correcting phase shown in Section 3.3.2, the XOR network produces the 
correct codeword ( 1 0 0  0 0 0 0 0 0 1 1 1 1 1 1 1  ).
Chapter 6 
Conclusions
6.1 Summary
As mentioned in the previous chapters, many researchers have developed error 
correcting codes in many different ways. But according to our knowledge, no one has 
discussed how to implement error correcting codes in the framework of neural com­
puting. This research m ight be the first one which concentrates on developing error 
correcting codes using neural networks. Since neural networks have been studied for 
many years for the purpose of achieving human-like performance in the fields of 
speech and image recognition and these models are composed of many nonlinear com­
putational elements operating in parallel and arranged in patterns reminiscent of bio­
logical neural nets, we hope that our error correcting paradigm can be applied in neu­
ral computing field to gain the benefits of parallel processing. So we propose to design 
and construct a neural network as a new approach for error detection/correction.
We have presented some specific issues in this research. The application of mod­
eling of neural networks might be complemented by deep insight into how to embed 
algorithm for correcting errors in linear codes. Thus we presented an error-correcting 
algorithm in the framework o f neural networks in Chapter 3. We considered the prob­
lem of detection and correction of a linear code which is assumed to have at most one 
error. Follow-up studies were also made in Chapter 4 and 5 to gain better insight into 
the general problem of error-correcting and neurocomputing formalism for modeling 
of error correcting paradigms with neural circuits. In Chapter 4, we constructed neural 
networks for detecting double and triple errors and described a heuristic algorithm for
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detecting multiple errors in systematic unidirectional codes. In Chapter 5, we pre­
sented construction of similar networks for t-error correcting/d-error detecting and all 
unidirectional error detecting codes and illustrative examples were also provided.
6.2 Benefits
The quest for an efficient computational approach to neural connectivity prob­
lems has undergone a significant evolution in the last few years. The current best sys­
tems are far from equaling human performance especially when a program of instruc­
tions is executed sequentially as in a von Neuman computer. On the other hand, neural 
nets models are potential candidates for parallel processing since they explore many 
competing hypotheses simultaneously using massively parallel nets composed of 
many computational elements connected by links with variable weights. Neural nets 
models have many processors, each executing a very simple program, instead of the 
conventional situation where one or just a few processors execute very complicated 
programs. In contrast to the robustness of a neural network, an ordinary sequential 
computation may easily be ruined by a single bit error. Nevertheless, the brain can do 
very fast processing for tasks like vision, motor control, and decisions on the basis of 
incomplete and noisy data, tasks that are far beyond the capacity of a current super­
computer [14]. It seems possible only because billions of neurons operate simultane­
ously.
As we constructed a network for single error detection and correction in linear 
codes, it may be applied in communications, control and computing. Then we pre­
sented an error-detecting paradigm in the framework of neural networks. We consid­
ered the problem of error detection of systematic unidirectional codes which is
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circuit using a tree-type r bit 2’s complement adder to calculate the value of *0 mod m, 
where m is some appropriate integer. In this circuit, the longer we have information 
bits, the higher the level of tree has to be constructed. Since our proposed network has 
only two levels regardless of the length of information part, it can generate the check 
bits faster than the previous circuit. The proposed network can also be generalized 
according to the construction of codes by locating the number of neurons in order to 
the number of check bits and finding the appropriate activation functions o f each neu­
rons at layer 1, as shown in Section 4.6. We also described models of the code con­
struction, detection and correction o f t-EC/d-ED/AUED codes which are more general 
codes in error correcting paradigm. In practice, the proposed networks might gain bet­
ter insight into error detecting/correcting paradigm concerning with faster time com­
plexity.
Throughout our research, we designed models and tested with the simulation pro­
grams. The results of simulation runs for this work convinced us of the correctness, 
convergence and high speed computation of our approach. We may also continue 
work on the emerging area of dynamic systems in the context o f neural network. The 
advantage of this research can be applied for the real time error detection and correc­
tion and parallel computation in the context of information flow in pipelied implemen­
tation.
6.3 The Principle Contributions of the Dissertation
Based on the foregoing discussions we summarize the principle contributions of 
this dissertation and these are as follows:
New algorithmic structure with real time cost reduction for single error detection 
and correction in linear codes is presented.
A generalization of the above algorithm for double error-detecting network 
model is presented and it has a better performance in terms of data structure and 
speed than the B.Bose and D.J. Lin’s adder circuit[8].
We have also shown that the triple error-detecting network model is a simple 
extension of the double error-detecting network model.
One of the distinguishing features of our models is in a heuristic algorithm which 
is able to construct an efficient new model of neural work for detecting multiple 
errors in systematic unidirectional codes.
Our new algorithm for t-EC/d-ED/AUED( t-Error Correcting/d-Error Detecting/ 
All Unidirectional Error Detecting )code construction is a real motivation for 
studying error correcting codes using ANNs.
Finally, the last feature of our technique is in its novel parallel data structure for 
error correcting paradigm in the context of neural network.
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6.4 Future Research
Based on our research, there are some interesting problems or questions still
rem ain to be solved.
• It would be interesting to design a network to detect and correct multiple errors 
in linear codes. Our approach may be applied and the result may be similar.
• Networks for double and triple error-detecting codes and a heuristic algorithm of 
network construction for systematic unidirectional multiple error-detecting codes 
were discussed. Detailed investigations could lead to improve in the heuristic 
algorithm.
• M ultiple error detection in t-EC/d-ED/AUED(t-Error Correcting/d-Error Detect­
ing/ All Unidirectional Detecting) codes needs to be tested with our proposed 
network. It might be necessary to improve the design of the network in terms of 
activations and/or weights.
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